A Shared-Memory Packet Buffer Management in a Network Interface Card
نویسندگان
چکیده
This paper proposes a dynamic shared-memory packet buffer management algorithm for a protocol processor in a network terminal. The protocol processor is located in a network interface card (NIC). In general, two types of packet buffer management algorithms, static and dynamic, can be used in a NIC; the dynamic buffer management algorithms work better than the static ones for reducing the packet loss ratio. However, conventional dynamic buffer management algorithms do not provide even packet losses to all the applications. Therefore, we propose an algorithm to enhance even packet losses and the proposed algorithm improves the packet loss ratio by 11.80% to 16.70% compared to other conventional dynamic algorithms.
منابع مشابه
An Efficient Buffer Management in a Network Interface Card
This paper proposes a dynamic packet buffer management algorithm for a protocol processor in a network terminal. The protocol processor is to handle high-speed data streams, more than 10 Gb/s, in a network interface card (NIC). There are two types of packet buffer management algorithms, static and dynamic. In general, the dynamic buffer management algorithms work better than the static ones for...
متن کاملBuffer Management in the Sliding-Window (SW) Packet Switch for Priority Switching
Switch and router architectures employing a shared buffer are known to provide high throughput, low delay, and high memory utilization. Superior performance of a shared-memory switch compared to switches employing other buffer strategies can be achieved by carefully implementing a buffer-management scheme. A buffer-sharing policy should allow all of the output interfaces to have fair and robust...
متن کاملBuilding network Packet Buffers in High Bandwidth Switches and Routers
All packet switches contain packet buffers to hold packets during times of congestion. The capacity of a high performance router is often dictated by the speed of its packet buffers. Highspeed routers rely on well-designed packet buffers that support multiple queues, provide large capacity and short response times. Some researchers suggested combined SRAM/DRAM hierarchical buffer architectures ...
متن کاملAnalysis of a Memory Architecture for Fast Packet Buffers
All packet switches contain packet buffers to hold packets during times of congestion. The capacity of a high performance router is often dictated by the speed of its packet buffers. This is particularly true for a shared memory switch where the memory needs to operate at times the line rate, where is the number of ports in the system. Even input queued switches must be able to buffer packets a...
متن کاملPacket classification in the NIC for improved SMP-based Internet servers
This document describes a new networking subsystem architecture built around a packet classifier executing in the Network Interface Card (NIC). By classifying packets in the NIC, we believe that performance, scalability, and robustness can be significantly improved on shared-memory multiprocessor Internet servers. In order to demonstrate the feasibility and the benefits of the approach, we deve...
متن کامل